U.S. UTILITY Patent Application

PATENT NUMBER and ISSUE DATE

<b>4</b> 2	APPL NUM 10054373	FILING DATE 01/22/2002	CLASS 361	SUBCLASS	1000 I	EXAMINER					
	**APPLICANT						·				
	**APPLICANTS: Chen Jiong; Chen Jihliang; Qiao Jianmin;										
			•								
	**CONTINUING DATA VERIFIED:										
ı											
_	-										
				·							
				•							
	** FOREIGN APPLICATIONS VERIFIED: OK										
۲	PC PUR DO NO	OT PUBLISH 🖾		RESCIN	. 🗆						
F	oreign priority claim	ned	□ yes				10				
	5 USC 119 condition Perified and Acknow	ns met ledged Examiners's int	⊒ yes tials	→ RBH	A	IBT 12K09					
Ī	ITLE : Semicon	ductor processing	chamber	substrate hold	der method	and structure	0.120.40				
_						J 3 SEFT OF COMMIPALS TWIP	0-4361(1897-12-94.				
OTICE OF ALLOWANCE MAILED CLAIMS ALLOWED											

NOTICE OF ALL	OWANCE MAILED	CLAIMS A			LLOWED			
		Assistant Examiner	Total Claims		Print Claim for O.G			
ISS	UE FEE		DRAWING					
Amount Due -	Date Paid		Sheets Drwg.	Figs.Drwg.	Print Fig.			
	<u>]</u>	Primary Examiner	<u> </u>					
TER	RMINAL	PREPARED FOR ISSUE Application Examiner						
	DISCLAMER	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.						
		EILED WITH: DISK	(CRE)		CD-ROM			